Abstract. We present the first framework for efficient application of stateless model checking (SMC) to programs running under the relaxed memory model of POWER. The framework combines several contributions. The first contribution is that we develop a scheme for systematically deriving operational execution models from existing axiomatic ones. The scheme is such that the derived execution models are well suited for efficient SMC. We apply our scheme to the axiomatic model of POWER from [7] . Our main contribution is a technique for efficient SMC, called Relaxed Stateless Model Checking (RSMC), which systematically explores the possible inequivalent executions of a program. RSMC is suitable for execution models obtained using our scheme. We prove that RSMC is sound and optimal for the POWER memory model, in the sense that each complete program behavior is explored exactly once. We show the feasibility of our technique by providing an implementation for programs written in C/pthreads.
Introduction
Verification and testing of concurrent programs is difficult, since one must consider all the different ways in which parallel threads can interact. To make matters worse, current shared-memory multicore processors, such as Intel's x86, IBM's POWER, and ARM, [28, 44, 27, 8 ], achieve higher performance by implementing relaxed memory models that allow threads to interact in even subtler ways than by interleaving of their instructions, as would be the case in the model of sequential consistency (SC) [31] . Under the relaxed memory model of POWER, loads and stores to different memory locations may be reordered by the hardware, and the accesses may even be observed in different orders on different processor cores.
Stateless model checking (SMC) [24] is one successful technique for verifying concurrent programs. It detects violations of correctness by systematically exploring the set of possible program executions. Given a concurrent program which is terminating and threadwisely deterministic (e.g., by fixing any input data to avoid datanondeterminism), a special runtime scheduler drives the SMC exploration by controlling decisions that may affect subsequent computations, so that the exploration covers all possible executions. The technique is automatic, has no false positives, can be applied directly to the program source code, and can easily reproduce detected bugs. SMC has been successfully implemented in tools, such as VeriSoft [25] , CHESS [36] , Concuerror [16] , rInspect [48] , and Nidhugg [1] .
However, SMC suffers from the state-space explosion problem, and must therefore be equipped with techniques to reduce the number of explored executions. The most prominent one is partial order reduction [46, 38, 23, 17] , adapted to SMC as dynamic partial order reduction (DPOR) [2, 22, 42, 39] . DPOR addresses state-space explosion caused by the many possible ways to schedule concurrent threads. DPOR retains full behavior coverage, while reducing the number of explored executions by exploiting that two schedules which induce the same order between conflicting instructions will induce equivalent executions. DPOR has been adapted to the memory models TSO and PSO [1, 48] , by introducing auxiliary threads that induce the reorderings allowed by TSO and PSO, and using DPOR to counteract the resulting increase in thread schedulings.
In spite of impressive progress in SMC techniques for SC, TSO, and PSO, there is so far no effective technique for SMC under more relaxed models, such as POWER. A major reason is that POWER allows more aggressive reorderings of instructions within each thread, as well as looser synchronization between threads, making it significantly more complex than SC, TSO, and PSO. Therefore, existing SMC techniques for SC, TSO, and PSO can not be easily extended to POWER.
In this paper, we present the first SMC algorithm for programs running under the POWER relaxed memory model. The technique is both sound, in the sense that it guarantees to explore each programmer-observable behavior at least once, and optimal, in the sense that it does not explore the same complete behavior twice. Our technique combines solutions to several major challenges.
The first challenge is to design an execution model for POWER that is suitable for SMC. Existing execution models fall into two categories. Operational models, such as [20, 41, 40, 11] , define behaviors as resulting from sequences of small steps of an abstract processor. Basing SMC on such a model would induce large numbers of executions with equivalent programmer-observable behavior, and it would be difficult to prevent redundant exploration, even if DPOR techniques are employed. Axiomatic models, such as [7, 35, 6 ], avoid such redundancy by being defined in terms of an abstract representation of programmer-observable behavior, due to Shasha and Snir [43] , here called Shasha-Snir traces. However, being axiomatic, they judge whether an execution is allowed only after it has been completed. Directly basing SMC on such a model would lead to much wasted exploration of unallowed executions. To address this challenge, we have therefore developed a scheme for systematically deriving execution models that are suitable for SMC. Our scheme derives an execution model, in the form of a labeled transition system, from an existing axiomatic model, defined in terms of Shasha-Snir traces. Its states are partially constructed Shasha-Snir traces. Each transition adds ("commits") an instruction to the state, and also equips the instruction with a parameter that determines how it is inserted into the Shasha-Snir trace. The parameter of a load is the store from which it reads its value. The parameter of a store is its position in the coherence order of stores to the same memory location. The order in which instructions are added must respect various dependencies between instructions, such that each instruction makes sense at the time when it is added. For example, when adding a store or a load instruction, earlier instructions that are needed to compute which memory address it accesses must already have been added. Our execution model therefore takes as input a partial order, called commit-before, which constrains the order in which instructions can be added. The commit-before order should be tuned to suit the given axiomatic memory model. We define a condition of validity for commit-before orders, under which our derived execution model is equivalent to the original axiomatic one, in that they generate the same sets of Shasha-Snir traces. We use our scheme to derive an execution model for POWER, equivalent to the axiomatic model of [7] .
Having designed a suitable execution model, we address our main challenge, which is to design an effective SMC algorithm that explores all Shasha-Snir traces that can be generated by the execution model. We address this challenge by a novel exploration technique, called Relaxed Stateless Model Checking (RSMC). RSMC is suitable for execution models, in which each instruction can be executed in many ways with different effects on the program state, such as those derived using our execution model scheme. The exploration by RSMC combines two mechanisms: (i) RSMC considers instructions one-by-one, respecting the commit-before order, and explores the effects of each possible way in which the instruction can be executed. (ii) RSMC monitors the generated execution for data races from loads to subsequent stores, and initiates alternative explorations where instructions are reordered. We define the property deadlock freedom of execution models, meaning intuitively that no run will block before being complete. We prove that RSMC is sound for deadlock free execution models, and that our execution model for POWER is indeed deadlock free. We also prove that RSMC is optimal for POWER, in the sense that it explores each complete Shasha-Snir trace exactly once. Similar to sleep set blocking for classical SMC/DPOR, it may happen for RSMC that superfluous incomplete Shasha-Snir traces are explored. Our experiments indicate, however, that this is rare.
To demonstrate the usefulness of our framework, we have implemented RSMC in the stateless model checker Nidhugg [32] . For test cases written in C with pthreads, it explores all Shasha-Snir traces allowed under the POWER memory model, up to some bounded length. We evaluate our implementation on several challenging benchmarks. The results show that RSMC efficiently explores the Shasha-Snir traces of a program, since (i) on most benchmarks, our implementation performs no superfluous exploration (as discussed above), and (ii) the running times correlate to the number of Shasha-Snir traces of the program. We show the competitiveness of our implementation by comparing with an existing state of the art analysis tool for POWER: goto-instrument [4] .
Outline. The next section presents our derivation of execution models. Section 3 presents our RSMC algorithm, and Section 4 presents our implementation and experiments. Proofs of all theorems, and formal definitions, are provided in the appendix. Our implementation is available at [32] .
Execution Model for Relaxed Memory Models
POWER -a Brief Glimpse. The programmer-observable behavior of POWER multiprocessors emerges from a combination of many features, including out-of-order and speculative execution, various buffers, and caches. POWER provides significantly weaker ordering guarantees than, e.g., SC and TSO.
We consider programs consisting of a number of threads, each of which runs a deterministic code, built as a sequence of assembly instructions. The grammar of our assumed language is given in Fig. 1 . The threads access a shared memory, which is a prog ::= varinit * thrd
// fences expr ::= (arithmetic expression over literals and registers) mapping from addresses to values. A program may start by declaring named global variables with specific initial values. Instructions include register assignments and conditional branches with the usual semantics. A load 'r:=[a]' loads the value from the memory address given by the arithmetic expression a into the register r. A store '[a 0 ]:=a 1 ' stores the value of the expression a 1 to the memory location addressed by the evaluation of a 0 . For a global variable x, we use x as syntactic sugar for [&x] , where &x is the address of x. The instructions sync, lwsync, isync are fences (or memory barriers), which are special instructions preventing some memory ordering relaxations. Each instruction is given a label, which is assumed to be unique.
As an example, consider the program in Fig. 2 . It consists of two threads P and Q, and has two zero-initialized memory locations x and y. The thread P loads the value of x, and stores that value plus one to y. The thread Q is similar, but always stores the value 1, regardless of the loaded value. Under the SC or TSO memory models, at least one of the loads L0 and L2 is guaranteed to load the initial value 0 from memory. However, under POWER the order between the load L2 and the store L3 is not maintained. Then it is possible for P to load the value 1 into r 0 , and for Q to load 2 into r 1 . Inserting a sync between L2 and L3 would prevent such a behavior.
Axiomatic Memory Models. Axiomatic memory models, of the form in [7] , operate on an abstract representation of observable program behavior, introduced by Shasha and Snir [43] , here called traces. A trace is a directed graph, in which vertices are executed instructions (called events), and edges capture dependencies between them. More precisely, a trace π is a quadruple (E, po, co, rf) where E is a set of events, and po, co, and rf are relations over E
1 . An event is a tuple (t, n, l) where t is an identifier for the executing thread, l is the unique label of the instruction, and n is a natural number which disambiguates instructions. Let E denote the set of all possible events. For an 1 [7] uses the term "execution" to denote what we call "trace." Fig. 2 (left) , leading to the complete state corresponding to the trace given in Fig. 2 (right) . Here we use the labels L0-L3 as shorthands for the corresponding events.
event e = (t, n, l), let tid(e) denote t and let instr(e) denote the instruction labelled l in the program code. The relation po (for "program order") totally orders all events executed by the same thread. The relation co (for "coherence order") totally orders all stores to the same memory location. The relation rf (for "read-from") contains the pairs (e, e ) such that e is a store and e is a load which gets its value from e. For simplicity, we assume that the initial value of each memory address x is assigned by a special initializer instruction init x , which is first in the coherence order for that address. A trace is a complete trace of the program P if the program order over the committed events of each thread makes up a path from the first instruction in the code of the thread, to the last instruction, respecting the evaluation of conditional branches. Fig. 2 shows the complete trace corresponding to the behavior described in the beginning of this section, in which each thread loads the value stored by the other thread. An axiomatic memory model M (following the framework [7] ) is defined as a predicate M over traces π, such that M(π) holds precisely when π is an allowed trace under the model. Deciding whether M(π) holds involves checking(i) that the trace is internally consistent, defined in the natural way (e.g., the relation co relates precisely events that access the same memory location), and (ii) that various combinations of relations that are derived from the trace are acyclic or irreflexive. Which specific relations need to be acyclic depends on the memory model.
We define the axiomatic semantics under M as a mapping from programs P to their denotations
Ax M is the set of complete traces π of P such that M(π) holds. In the following, we assume that the axiomatic memory model for POWER, here denoted M POWER , is defined as in [7] . The interested reader is encouraged to read the details in [7] , but the high-level understanding given above should be enough to understand the remainder of this text.
Deriving an Execution Model. Let an axiomatic model M be given, in the style of [7] . We will derive an equivalent execution model in the form of a transition system.
States. States of our execution model are traces, augmented with a set of fetched events. A state σ is a tuple of the form (λ, F , E, po, co, rf) where λ(t) is a label in the code of t for each thread t, F ⊆ E is a set of events, and (E, po| E , co, rf) is a trace such that E ⊆ F . (Here po| E is the restriction of po to E.) For a state σ = (λ, F , E, po, co, rf), we let exec(σ) denote the trace (E, po| E , co, rf). Intuitively, F is the set of all currently fetched events and E is the set of events that have been committed. The function λ gives the label of the next instruction to fetch for each thread. The relation po is the program order between all fetched events. The relations co and rf are defined for committed events (i.e., events in E) only. The set of all possible states is denoted S. The initial state σ 0 ∈ S is defined as σ 0 = (λ 0 , E 0 , E 0 , ∅, ∅, ∅) where λ 0 is the function providing the initial label of each thread, and E 0 is the set of initializer events for all memory locations.
Commit-Before. The order in which events can be committed -effectively a linearization of the trace -is restricted by a commit-before order. It is a parameter of our execution model which can be tuned to suit the given axiomatic model. Formally, a commitbefore order is defined by a commit-before function cb, which associates with each state σ = (λ, F , E, po, co, rf), a commit-before order cb σ ⊆ F × F , which is a partial order on the set of fetched events. For each state σ, the commit-before order cb σ induces a predicate enabled σ over the set of fetched events e ∈ F such that enabled σ (e) holds if and only if e ∈ E and the set {e ∈ F | (e , e) ∈ cb σ } is included in E. Intuitively, e can be committed only if all the events it depends on have already been committed. Later in this section, we define requirements on commit-before functions, which are necessary for the execution model and for the RSMC algorithm respectively.
Transitions. The transition relation between states is given by a set of rules, in Fig. 4 . The function val σ (e, a) denotes the value taken by the arithmetic expression a, when evaluated at the event e in the state σ. The value is computed in the natural way, respecting data-flow.(Formal definition given in Appendix A.1.) For example, in the state σ corresponding to the trace given in Fig. 2 , where e is the event corresponding to label L1, we would have val σ (e, r 0 +1) = 2. The function address σ (e) associates with each load or store event e the memory location accessed. For a label l, let λ next (l) denote the next label following l in the program code. Finally, for a state σ with coherence order co and a store e to some memory location x, we let extend σ (e) denote the set of coherence orders co which result from inserting e anywhere in the total order of stores to x in co. For each such order co , we let position co (e) denote the position of e in the total order: I.e. position co (e) is the number of (non-initializer) events e which precede e in co .
The intuition behind the rules in Fig. 4 is that events are committed nondeterministically out of order, but respecting the constraints induced by the commitbefore order. When a memory access (load or store) is committed, a non-deterministic choice is made about its effect. If the event is a store, it is non-deterministically inserted somewhere in the coherence order. If the event is a load, we non-deterministically pick the store from which to read. Thus, when committed, each memory access event e is parameterized by a choice p: the coherence position for a store, and the source store for a load. We call e[p] a parameterized event, and let P denote the set of all possible parameterized events. A transition committing a memory access is only enabled if the resulting state is allowed by the memory model M. Transitions are labelled with FLB when an event is fetched or a local event is committed, or with e[p] when a memory access event e is committed with parameter p.
We illustrate this intuition for the program in Fig. 2 (left). The trace in Fig. 2 (right) can be produced by committing the instructions (events) in the order L3, L0, L1, L2. For the load L0, we can then choose the already performed L3 as the store from which it reads, and for the load L2, we can choose to read from the store L1. Each of the two stores L3 and L1 can only be inserted at one place in their respective coherence orders, since the program has only one store to each memory location. We show the resulting
instr(e) ∈ {sync, lwsync, isync, r:=a} enabledσ(e) sequence of committed events in Fig. 3 : the first column shows the sequence of events in the order they are committed, the second column is the parameter assigned to the event, and the third column explains the parameter. Note that other traces can be obtained by choosing different values of parameters. For instance, the load L2 can also read from the initial value, which would generate a different trace.
Next we explain each of the rules: The rule FETCH allows to fetch the next instruction according to the control flow of the program code. The first two requirements identify the next instruction. To fetch an event, all preceding branch events must already be committed. Therefore events are never fetched along a control flow path that is not taken. We point out that this restriction does not prevent our execution model from capturing the observable effects of speculative execution (formally ensured by Theorem 1).
The rules LOC, BRT and BRF describe how to commit non-memory access events. When a store event is committed by the ST rule, it is inserted non-deterministically at some position n = position co (e) in the coherence order. The guard M(exec(σ )) ensures that the resulting state is allowed by the axiomatic memory model.
The rule LD describes how to commit a load event e. It is similar to the ST rule. For a load we non-deterministically choose a source store e w , from which the value can be read. As before, the guard M(exec(σ )) ensures that the resulting state is allowed.
Given two states σ, σ ∈ S, we use σ 
sequence τ leads to a uniquely determined state σ k+1 , which we denote τ (σ). A run τ , from the initial state σ 0 , is complete iff the reached trace exec(τ (σ 0 )) is complete. Fig. 3 shows an example complete run of the program in Fig. 2 (left) .
In summary, our execution model represents a program P as a labeled transition system T S P M,cb = (S, σ 0 , −→), where S is the set of states, σ 0 is the initial state, and −→ ⊆ S × (P ∪ {FLB}) × S is the transition relation. We define the execution semantics under M and cb as a mapping, which maps each program P to its denotation
which is the set of complete runs τ induced by T S P M,cb . Validity and Deadlock Freedom. Here, we define validity and deadlock freedom for memory models and commit-before functions. Validity is necessary for the correct operation of our execution model (Theorem 1). Deadlock freedom is necessary for soundness of the RSMC algorithm (Theorem 4). First, we introduce some auxiliary notions.
We say that a state σ = (λ , F , E , po , co , rf ) is a cb-extension of a state σ = (λ, F , E, po, co, rf), denoted σ ≤ cb σ , if σ can be obtained from σ by fetching in program order or committing events in cb order.
F is a po -closed subset of F , and E is a cb σ -closed subset of E . More precisely, the condition on F means that for any events e, e ∈ F , we have [e ∈ F ∧ (e, e ) ∈ po ] ⇒ e ∈ F . The condition on E is analogous.
We say that cb is monotonic w.r.t. M if whenever σ ≤ cb σ , then (i) M(exec(σ )) ⇒ M(exec(σ)), (ii) cb σ ⊆ cb σ , and (iii) for all e ∈ F such that either e ∈ E or enabled σ (e) ∧ e ∈ E , we have (e , e) ∈ cb σ ⇔ (e , e) ∈ cb σ for all e ∈ F . Conditions (i) and (ii) are natural monotonicity requirements on M and cb. Condition (iii) says that while an event is committed or enabled, its cb-predecessors do not change.
A state σ induces a number of relations over its fetched (possibly committed) events. Following [7] , we let addr σ , data σ , ctrl σ , denote respectively address dependency, data dependency and control dependency. Similarly, po-loc σ is the subset of po that relates memory accesses to the same memory location. Lastly, sync σ and lwsync σ relate events that are separated in program order by respectively a sync or lwsync. The formal definitions can be found in [7] ,as well as in Appendix A.1. We can now define a weakest reasonable commit-before function cb 0 , capturing natural dependencies:
where R + denotes the transitive (but not reflexive) closure of R. We say that a commit-before function cb is valid w.r.t. a memory model M if cb is monotonic w.r.t. M, and for all states σ such that M(exec(σ)) we have that cb σ is acyclic and cb 0 σ ⊆ cb σ . Theorem 1 (Equivalence with Axiomatic Model). Let cb be a commit-before function valid w.r.t. a memory model M. Then
The commit-before function cb 0 is valid w.r.t. M POWER , implying (by Theorem 1)
0 is a faithful execution model for POWER. However, cb 0 is not strong enough to prevent blocking runs in the execution model for POWER. I.e., it is possible, with cb 0 , to create an incomplete run, which cannot be completed. Any such blocking is undesirable for SMC, since it corresponds to wasted exploration. 0 is used, the POWER semantics may deadlock. When the program above (left) is executed according to the run τ (center) we reach a state σ (right) where L0, L2, L3-L5 are successfully committed. However, any attempt to commit L1 will close a cycle in the relation co; sync σ ; rf; dataσ; po-loc σ , which is forbidden under POWER. This blocking behavior is prevented when the stronger commit-before function cb power is used, since it requires L1 and L2 to be committed in program order.
We say that a memory model M and a commit before function cb are deadlock free if for all runs τ from σ 0 and memory access events e such that enabled τ (σ0) (e) there exists a parameter p such that τ .e[p] is a run from σ 0 . I.e., it is impossible to reach a state where some event is enabled, but has no parameter with which it can be committed.
Commit-Before Order for POWER. We will now define a stronger commit before function for POWER, which is both valid and deadlock free:
Theorem 3. M POWER and cb power are deadlock free.
The RSMC Algorithm
Having derived an execution model, we address the challenge of defining an SMC algorithm, which explores all allowed traces of a program in an efficient manner. Since each trace can be generated by many equivalent runs, we must, just as in standard SMC for SC, develop techniques for reducing the number of explored runs, while still guaranteeing coverage of all traces. Our RSMC algorithm is designed to do this in the context of semantics like the one defined above, in which instructions can be committed with several different parameters, each yielding different results. Our exploration technique basically combines two mechanisms:
(i) In each state, RSMC considers an instruction e, whose cb-predecessors have already been committed. For each possible parameter value p of e in the current state, RSMC extends the state by e[p] and continues the exploration recursively from the new state. (ii) RSMC monitors generated runs to detect read-write conflicts (or "races"), i.e., the occurrence of a load and a subsequent store to the same memory location, such that the load would be able to read from the store if they were committed in the reverse order. For each such conflict, RSMC starts an alternative exploration, in which the load is preceded by the store, so that the load can read from the store.
Mechanism (ii) is analogous to the detection and reversal of races in conventional DPOR, with the difference that RSMC need only detect conflicts in which a load is followed by a store. A race in the opposite direction (store followed by load) does not induce reordering by mechanism (ii). This is because our execution model allows the load to read from any of the already committed stores to the same memory location, without any reordering. An anlogous observation applies to occurrences of several stores to the same memory location. We illustrate the basic idea of RSMC on the program in Fig. 2 (left). As usual in SMC, we start by running the program under an arbitrary schedule, subject to the constraints imposed by the commit-before order cb. For each instruction, we explore the effects of each parameter value which is allowed by the memory model. Let us assume that we initially explore the instructions in the order L0, L1, L2, L3. For this schedule, there is only one possible parameter for L0, L1, and L3, whereas L2 can read either from the initial value or from L1. Let us assume that it reads the initial value. This gives us the first run, shown in Fig. 6 . The second run is produced by changing the parameter for L2, and let it read the value 1 written by L1.
During the exploration of the first two runs, the RSMC algorithm also detects a race between the load L0 and the store L3. An important observation is that L3 is not ordered after L0 by the commit-before order, implying that their order can be reversed. Reversing the order between L0 and L3 would allow L0 to read from L3. Therefore, RSMC initiates an exploration where the load L0 is preceded by L3 and reads from it. (If L3 would have been preceded by other events that enable L3, these would be executed before L3.) After the sequence L3[0].L0[L3], RSMC is free to choose the order in which the remaining instructions are considered. Assume that the order L1, L2 is chosen. In this case, the load L2 can read from either the initial value or from L1. In the latter case, we obtain the run in Fig. 3 , corresponding to the trace in Fig. 2 (right) .
After this, there are no more unexplored parameter choices, and so the RSMC algorithm terminates, having explored four runs corresponding to the four possible traces.
In the following section, we will provide a more detailed look at the RSMC algorithm, and see formally how this exploration is carried out.
Algorithm Description
In this section, we present our algorithm, RSMC, for SMC under POWER. We prove soundness of RSMC, and optimality w.r.t. explored complete traces. 
4:
S := {(n, σ )|σ
for((n, σ ) ∈ S){ 6:
Explore(τ .e[n], σ ); 7:
DetectRace(τ , σ, e); 9: }else{ // e is a load 10:
P[e] := τ ; // Explore all ways to execute e.
11:
S := {(ew, σ )|σ
for((ew, σ ) ∈ S){ 13:
Explore 4: while(∃σ .σ
// Explore all ways to execute e.
7:
for((n, σ ) ∈ S){ 9:
Traverse(τ .e[n], σ , τ ); 10:
Traverse(τ .e[p], σ , τ ); 13: }else{ // Only happens when the final // load in τ does not accept its // parameter. Stop exploring. 14: } 15: } Fig. 7 . An algorithm to explore all traces of a given program. The initial call is Explore( , σ0).
The RSMC algorithm is shown in Fig. 7 . It uses the recursive procedure Explore, which takes parameters τ and σ such that σ = τ (σ 0 ). Explore will explore all states that can be reached by complete runs extending τ .
First, on line 1, we fetch instructions and commit all local instructions as far as possible from σ. The order of these operations makes no difference. Then we turn to memory accesses. If the run is not yet terminated, we select an enabled event e on line 2.
If the chosen event e is a store (lines 3-8), we first collect, on line 4, all parameters for e which are allowed by the memory model. For each of them, we recursively explore all of its continuations on line 6. I.e., for each coherence position n that is allowed for e by the memory model, we explore the continuation of τ obtained by committing e[n]. Finally, we call DetectRace. We will return shortly to a discourse of that mechanism.
If e is a load (lines 9-20), we proceed in a similar manner. Line 10 is related to DetectRace, and discussed later. On line 11 we compute all allowed parameters for the load e. They are (some of the) stores in τ which access the same address as e. On line 13, we make one recursive call to Explore per allowed parameter. The structure of this exploration is illustrated in the two branches from σ 1 to σ 2 and σ 5 in Fig. 8(a Notice in the above that both for stores and loads, the available parameters are determined entirely by τ , i.e. by the events that precede e in the run. In the case of stores, the parameters are coherence positions between the earlier stores occurring in τ . In the case of loads, the parameters are the earlier stores occurring in τ . For stores, this way of exploring is sufficient. But for loads it is necessary to also consider parameters which appear later than the load in a run. Consider the example in Fig. 8(a) . During the recursive exploration of a run from σ 0 to σ 4 we encounter a new storeê w , which is in a race with e r . If the load e r and the storeê w access the same memory location, and e r does not precedeê w in the cb-order, they could appear in the opposite order in a run (withê w preceding e r ), andê w could be an allowed parameter for the load e r . This read-write race is detected on line 1 in the function DetectRace, when it is called from line 8 in Explore when the storeê w is being explored. We must then ensure that some run is explored whereê w is committed before e r so thatê w can be considered as a parameter for e r . Such a run must include all events that are beforeê w in cb-order, so thatê w can be committed. We construct τ 2 , which is a template for a new run, including precisely the events in τ 1 which are cb-before the storeê w . The run template τ 2 can be explored from the state σ 1 (the state where e r was previously committed) and will then lead to a state whereê w can be committed. The run template τ 2 is computed from the complete run in DetectRace on lines 2-3. This is done by first removing (at line 2) the prefix τ 0 which precedes e r (stored in Fig. 8 . If the memory model does not allow e r to be committed with the parameterê w , then the exploration of this branch terminates on line 13 in Traverse. Otherwise, the exploration continues using Explore, as soon as e r has been committed (line 2 in Traverse).
Let us now consider the situation in Fig. 8(b) in the run from σ 0 to σ 10 . Here τ 2 .ê w [*].e r [ê w ], is explored as described above. Then Explore continues the exploration, and a read-write race is discovered from e r toê w . From earlier DPOR algorithms such as e.g. [22] , one might expect that this case is handled by exploring a new branch of the form
, where e r is simply delayed after σ 7 until e w has been committed. Our algorithm handles the case differently, as shown in the run from σ 0 to σ 13 . Notice that P[e r ] can be used to identify the position in the run where e r was last committed by Explore (as opposed to by Traverse), i.e., σ 1 in Fig. 8(b) . We start the new branch from that position (σ 1 ), rather than from the position where e r was committed when the race was detected (i.e., σ 7 ). The new branch τ 4 is constructed when the race is detected on lines 2-3 in DetectRace, by restricting the sub-run τ 2 .ê w [p].e r [ê w ].τ 3 to events that cb-precede the storeê w .
The reason for returning all the way up to σ 1 , rather than starting the new branch at σ 7 , is to avoid exploring multiple runs corresponding to the same trace. This could otherwise happen when the same race is detected in multiple runs. To see this happen, let us consider the program given in Fig. 9 . A part of its exploration tree is given in Fig. 10 . In the interest of brevity, when describing the exploration of the program runs, we will ignore some runs which would be explored by the algorithm, but which have no impact on the point of the example. Throughout this example, we will use the labels L0, L1, and L2 to identify the events corresponding to the labelled instructions. We assume that in the first run to be explored (the path from σ 0 to σ 3 in Fig. 10) , the load at L0 is committed first (loading the initial value of x), then the stores at L1 and L2. There are two read-write races in this run, from L0 to L1 and to L2. . These branches are later explored, and appear in Fig. 10 as the paths from σ 0 to σ 6 and from σ 0 to σ 9 respectively. In the run ending in σ 9 , we discover the race from L0 to L1 again. This indicates that a run should be explored where L0 reads from L1. If we were to continue exploration from σ 7 by delaying L0 until L1 has been committed, we would follow the path from σ 7 to σ 11 in Fig. 10 . In σ 11 , we have successfully reversed the race between L0 and L1. However, the trace of σ 11 turns out to be identical to the one we already explored in σ 6 . Hence, by exploring in this manner, we would end up exploring redundant runs. The Explore algorithm avoids this redundancy by exploring in the different manner described above: When the race from L0 to L1 is discovered at σ 9 , we consider the entire sub-run Soundness and Optimality. We first establish soundness of the RSMC algorithm in Fig. 7 for the POWER memory model, in the sense that it guarantees to explore all Shasha-Snir traces of a program. We thereafter establish that RSMC is optimal, in the sense that it will never explore the same complete trace twice. Ax M , the evaluation of a call to Explore( , σ 0 ) will contain a recursive call to Explore(τ , σ) for some τ , σ such that exec(σ) = π. Corollary 1. RSMC is sound for POWER using M POWER and cb power .
Theorem 4 (Soundness
The proof of Theorem 4 involves showing that if an allowed trace exists, then the races detected in previously explored runs are sufficient to trigger the later exploration of a run corresponding to that trace.
Theorem 5 (Optimality for POWER). Assume that M = M
POWER and cb = cb power .
Let π ∈ [[P]]
Ax M . Then during the evaluation of a call to Explore( , σ 0 ), there will be exactly one call Explore(τ , σ) such that exec(σ) = π.
While the RSMC algorithm is optimal in the sense that it explores precisely one complete run per Shasha-Snir trace, it may initiate explorations that block before reaching a complete trace (similarly to sleep set blocking in classical DPOR). Such blocking may arise when the RSMC algorithm detects a read-write race and adds a branch to Q, which upon traversal turns out to be not allowed under the memory model. Our experiments in Section 4 indicate that the effect of such blocking is almost negligible, without any blocking in most benchmarks, and otherwise at most 10% of explored runs.
Experimental Results
In order to evaluate the efficiency of our approach, we have implemented it as a part of the open source tool Nidhugg [32] , for stateless model checking of C/pthreads programs under the relaxed memory. It operates under the restrictions that (i) all executions are bounded by loop unrolling, and (ii) the analysis runs on a given compilation of the target C code. The implementation uses RSMC to explore all allowed program behaviors under POWER, and detects any assertion violation that can occur. We validated the correctness of our implementation by successfully running all 8070 relevant litmus tests published with [7] .
The main goals of our experimental evaluation are (i) to show the feasibility and competitiveness of our approach, in particular to show for which programs it performs well, (ii) to compare with goto-instrument, which to our knowledge is the only other tool analyzing C/pthreads programs under POWER 2 , and (iii) to show the effectiveness of our approach in terms of wasted exploration effort. Table 1 shows running times for Nidhugg and goto-instrument for several benchmarks in C/pthreads. All benchmarks were run on an 3.07 GHz Intel Core i7 CPU with 6 GB RAM. We use goto-instrument version 5.1 with cbmc version 5.1 as backend.
We note here that the comparison of running time is mainly relevant for the benchmarks where no error is detected (errors are indicated with a * in Table 1 ). This is because when an error is detected, a tool may terminate its analysis without searching the remaining part of the search space (i.e., the remaining runs in our case). Therefore the time consumption in such cases, is determined by whether the search strategy was lucky or not. This also explains why in e.g. the dekker benchmark, fewer Shasha-Snir traces are explored in the version without fences, than in the version with fences.
Comparison with goto-instrument. goto-instrument employs code-to-code transformation in order to allow verification tools for SC to work for more relaxed memory models such as TSO, PSO and POWER [4] . The results in Table 1 show that our technique is competitive. In many cases Nidhugg significantly outperforms gotoinstrument. The benchmarks for which goto-instrument performs better than Nidhugg, have in common that goto-instrument reports that no trace may contain a cycle which indicates non-SC behavior. This allows goto-instrument to avoid expensive program instrumentation to capture the extra program behaviors caused by memory consistency relaxation. While this treatment is very beneficial in some cases (e.g. for stack * which is data race free and hence has no non-SC executions), it also leads to false negatives in cases like parker, when goto-instrument fails to detect Shasha Snir-cycles that cause safety violations. In contrast, our technique is precise, and will never miss any behaviors caused by the memory consistency violation within the execution length bound.
We remark that our approach is restricted to thread-wisely deterministic programs with fixed input data, whereas the bounded model-checking used as a backend (CBMC) for goto-instrument can handle both concurrency and data nondeterminism. Efficiency of Our Approach. While our RSMC algorithm is optimal, in the sense that it explores precisely one complete run per Shasha-Snir trace, it may additionally start to explore runs that then turn out to block before completing, as described in Section 3. The SS and B columns of Table 1 indicate that the effect of such blocking is almost negligible, with no blocking in most benchmarks, and at most 10% of the runs.
A costly aspect of our approach is that every time a new event is committed in a trace, Nidhugg will check which of its possible parameters are allowed by the axiomatic memory model. This check is implemented as a search for particular cycles in a graph over the committed events. The cost is alleviated by the fact that RSMC is optimal, and avoids exploring unnecessary traces.
To illustrate this tradeoff, we present the small program in Fig. 11 . The first three lines of each thread implement the classical Dekker idiom. It is impossible for both threads to read the value 0 in the same execution. This property is used to implement a critical section, containing the lines L4-L13 and M4-M13. However, if the fences at L1 and M1 are removed, the mutual exclusion property can be violated, and the critical sections may execute in an interleaved manner. The program with fences has only three allowed Shasha-Snir traces, corresponding to the different observable orderings of the first three instructions of both threads. Without the fences, the number rises to 184759, due to the many possible interleavings of the repeated stores to z. The running time of Nidhugg is 0.01s with fences and 161.36s without fences.
We compare this with the results of the litmus test checking tool herd [7] , which operates by generating all possible Shasha-Snir traces, and then checking which are allowed by the memory model. The running time of herd on SB+10W+syncs is 925.95s with fences and 78.09s without fences. Thus herd performs better than Nidhugg on the litmus test without fences. This is because a large proportion of the possible ShashaSnir traces are allowed by the memory model. For each of them herd needs to check the trace only once. On the other hand, when the fences are added, the performance of herd deteriorates. This is because herd still checks every Shasha-Snir trace against the memory model, and each check becomes more expensive, since the fences introduce many new dependency edges into the traces.
We conclude that our approach is particularly superior for application style programs with control structures, mutual exclusion primitives etc., where relaxed memory effects are significant, but where most potential Shasha-Snir traces are forbidden.
Conclusions
We have presented the first framework for efficient application of SMC to programs running under POWER. Our framework combines solutions to several challenges. We developed a scheme for systematically deriving execution models that are suitable for SMC, from axiomatic ones. We present RSMC, a novel algorithm for exploring all relaxed-memory traces of a program, based on our derived execution model. We show that RSMC is sound for POWER, meaning that it explores all Shasha-Snir traces of a program, and optimal in the sense that it explores the same complete trace exactly once. The RSMC algorithm can in some situations waste effort by exploring blocked runs, but our experimental results shows that this is rare in practice. Our implementation shows that the RSMC approach is competitive relative to an existing state-of-the-art implementation. We expect that RSMC will be sound also for other similar memory models with suitably defined commit-before functions.
Related Work. Several SMC techniques have been recently developed for programs running under the memory models TSO and PSO [1, 48, 19] . In this work we propose a novel and efficient SMC technique for programs running under POWER.
In [7] , a similar execution model was suggested, also based on the axiomatic semantics. However, compared to our semantics, it will lead many spurious executions that will be blocked by the semantics as they are found to be disallowed. This would cause superfluous runs to be explored, if used as a basis for stateless model checking.
Beyond SMC techniques for relaxed memory models, there have been many works related to the verification of programs running under relaxed memory models (e.g., [34, 29, 30, 18, 3, 13, 14, 10, 12, 47] ). Some of these works propose precise analysis techniques for finite-state programs under relaxed memory models (e.g., [3, 10, 20] ). Others propose algorithms and tools for monitoring and testing programs running under relaxed memory models (e.g., [13, 14, 15, 34, 21] ). Different techniques based on explicit state-space exploration for the verification of programs running under relaxed memory models have also been developed during the last years (e.g., [26, 37, 29, 30, 33] ). There are also a number of efforts to design bounded model checking techniques for programs under relaxed memory models (e.g., [5, 47, 12, 45] ) which encode the verification problem in SAT/SMT. Finally, there are code-to-code transformation techniques (e.g., [9, 4, 10] ) which reduce verification of a program under relaxed memory models to verification of a transformed program under SC. Most of these works do not handle POWER. In [20] , the robustness problem for POWER has been shown to be PSPACEcomplete.
The closest works to ours were presented in [5, 4, 7] . The work [4] extends cbmc to work with relaxed memory models (such as TSO, PSO and POWER) using a code-tocode transformation. The work in [5] develops a bounded model checking technique that can be applied to different memory models (e.g., TSO, PSO, and POWER). The cbmc tool previously supported POWER [5] , but has withdrawn support in its later versions. The tool herd [7] operates by generating all possible Shasha-Snir traces, and then for each one of them checking whether it is allowed by the memory model. In Section 4, we experimentally compare RSMC with the tools of [4] and [7] .
Appendix Overview. These appendices contain formal definitions and proofs elided from the main text.
Appendix A contains formal definitions of some concepts used in the semantics (Section 2) and RSMC algorithm (Section 3). Appendix B contains proofs of theorems about the execution model (Section 2): In particular the proof of equivalence between an execution model and the axiomatic model it is derived from, the proof of validity of cb power , and the deadlock freedom of M POWER and cb power .
Appendix C contains proofs of theorems about the RSMC algorithm (Section 3): In particular the proof of soundness, and the proof of optimality.
A Additional Formal Definitions
Here we provide some formal definitions that were elided from the main text. In the following, we introduce some notations and definitions following [7] that are needed in order to define dependencies between events. We also give the formal definition of the partial function val σ which gives the evaluation of an arithmetic expression.
Let σ = (F , E, po, co, rf) ∈ S be a state. We define two partial functions val σ and adeps σ over the set of events and arithmetic expression so that val σ (e, a) is the value of the arithmetic expression a when evaluated at the event e ∈ F in the state σ, and adeps σ (e, a) is the set of load events in F which are dependencies for the evaluation of the arithmetic expression a at the event e. Here, val σ (e, a) can be undefined (val σ (e, a) =⊥) when the value of a at the event e depends on the value of a load which is not yet executed. Formally, we define val σ (e, a) and adeps σ (e, a) recursively, depending on the type of arithmetic expression:
-If a is a literal integer i, then val σ (e, a) = i and adeps σ (e, a) = ∅.
-If a = f (a 0 , · · · , a n ) for some arithmetic operator f and subexpressions a 0 , · · · , a n , then val σ (e, a) = f (val σ (e, a 0 ), · · · , val σ (e, a n )) and adeps σ (e, a) = n i=0 adeps σ (e, a i ). -If a = r for some register r, then let e r ∈ F be the po-greatest event such that (e r , e) ∈ po and either instr(e r ) = r:=a or instr(e r ) = r:=[a ] for some expression a .
• If there is no such event e r , then val σ (e, a) = 0 and adeps σ (e, a) = ∅.
• If instr(e r ) = r:=a , then val σ (e, a) = val σ (e r , a ) and adeps σ (e, a) = adeps σ (e r , a ).
• If instr(e r ) = r:=[a ] and e r ∈ E then let e w ∈ E be the event such
that (e w , e r ) ∈ rf. Let a , a be the arithmetic expressions s.t. instr(e w ) = [a ]:=a . Now we define val σ (e, a) = val π (e w , a ) and adeps σ (e, a) = {e r }.
• If instr(e r ) = r:=[a ] and e r ∈ E then val σ (e, a) =⊥ and adeps σ (e, a) = {e r }.
We overload the function adeps σ for event arguments:
-If instr(e) = r:=a, then adeps σ (e) = adeps σ (e, a).
-If instr(e) = if a goto l, then adeps σ (e) = adeps σ (e, a).
-If instr(e) = r:=[a], then adeps σ (e) = adeps σ (e, a).
-If instr(e) = [a]:=a , then adeps σ (e) = adeps σ (e, a) ∪ adeps σ (e, a ).
-If instr(e) ∈ {sync, lwsync, isync}, then adeps σ (e) = ∅. We also define the address dependency relation addr σ ⊆ (F × F ) to capture how events depend on earlier loads for the computation of their address. For a memory access event e with instr(e) is of the form [a]:=a or r:=[a], we have (e , e) ∈ addr σ for any event e ∈ adeps σ (e, a). For instance, in the example described in Figure 13 , there is an address dependency between the load L3 and the store L4.
We define the data dependency relation data σ ⊆ (F × F ) to capture how events depend on earlier loads for the computation of their data. For an event e with instr(e) is of the form r:=a, if a goto l or [a ]:=a, we have (e , e) ∈ data σ for any event e ∈ adeps σ (e, a). For instance, in the example described in Figure 2 , there is a data dependency between the load L0 and the store L1.
We define the relation ctrl σ ⊆ F × F to capture how the control flow to an event depends on earlier loads. For two events e ∈ F and e ∈ F we have (e, e ) ∈ ctrl π iff instr(e) = r:=[a ] (i.e., e is a load event) and there is a branch event e b with instr(e b ) = if a goto l for some arithmetic expression a and label l such that (e, e b ), (e b , e ) ∈ po and e ∈ adeps σ (e b , a). In the example given in Figure 13 , there is a control dependency between the load L0 and the store L2.
We define the relation po-loc σ ⊆ F × F to capture the program order between accesses to the same memory location: po-loc σ = {(e, e ) ∈ po|address σ (e) = address σ (e ) ∧ address σ (e) =⊥}. In the example described in Figure 13 , the pair (L0, L2) is in po-loc σ .
Finally, we define the relations sync σ , lwsync σ ⊆ F × F that contain the set of pairs of events that are separated by the fence instruction sync and lwsync respectively. For instance, in the example described in Figure 12 , sync σ and lwsync σ will contain the pairs (L3, L5) and (L0, L2), respectively. We then define lwsync σ = {(e, e ) ∈ lwsync σ |¬(e is a store, and e is a load)}, corresponding to the intuition that the order between a store and a later load is not enforced by an lwsync under POWER.
A.2 Additional Definitions for Section 3
Definition of the cut Function In order to define the cut function, we need to define an auxiliary function cut . We then define cut(τ , e, σ) = cut (τ , e, σ, λa.∅).
The function cut (τ , e, σ, W ) works by recursively traversing τ and removing each event which is not cb σ -before e. While doing so, for each store e w [n] that is removed, the parameter n is stored in W (address σ (e w )). When a store e w [n] is retained in the run, its parameter n is updated to reflect that all the preceding stores with parameters W (address σ (e w )) have disappeared. Formally, the function cut is defined as follows:
B Proofs for Section 2
Here we provide proofs for the various theorems appearing in Section 2.
B.1 Proof of Theorem 1 (Equivalence of Semantics)
Proof (Proof of theorem 1). We prove first that {exec(τ
Ax M . This follows directly from the fact that every rule in the operational semantics checks the new state against M before allowing the transition, and from M(σ 0 ).
We turn instead to proving the other direction
Ax M . Let σ = (λ, E, E, po, co, rf) where λ maps every thread to its final state be the complete state corresponding to π. From the assumption that cb is valid w.r.t. M, we know that cb σ is acyclic. Let τ be some linearization w.r.t. cb σ of the memory access events in E, instantiated with parameters according to co and rf. We will show that τ is a run in
We will prove by induction that for all 0 ≤ i ≤ n it holds that τ i is a run, and σ i ≤ cb σ and the restriction of E i to memory access events is the set of events in τ i .
Base −−−−−→ that F 0 will consist of all events that can be fetched without committing any branch which depends on a load. The same events must necessarily be fetched in any complete state, and therefore we have F 0 ⊆ F . We see that E 0 consists of all local instructions that do not depend on any memory access. For the same reason, the same events must also be committed in any complete state. And so we have E 0 ⊆ E. It follows similarly that po 0 ⊆ po. Since no memory access events have been committed, co 0 = ∅ ⊆ co and rf 0 = ∅ ⊆ rf. −−−−−→, and no memory access events appear in τ 0 = , and so the restriction of E i to memory access events is the set of events in τ i .
Inductive case (0 < i + 1 ≤ n): We assume as inductive hypothesis that τ i is a run, and σ i ≤ cb σ and the restriction of E i to memory access events is the set of events in τ i for some 0 ≤ i < n.
We know that e i+1 ∈ F i , since all earlier branch events in F i have been committed
−−−−−→ and all loads that they depend on have been committed (notice (e l , e i+1 ) ∈ ctrl σ ⊆ cb 0 σ ⊆ cb σ for all such loads e l ) with the same sources as in σ. Since the restriction of E i to memory access events is the set of events in τ i , we know that e i+1 ∈ E i+1 . To show that enabled σ i (e i+1 ) holds, it remains to show that for all events e such that (e, e i+1 ) ∈ cb σ i it holds that e ∈ E i . This follows from the monotonicity of cb and M as follows: Since σ i ≤ cb σ, we have cb σ i ⊆ cb σ . Since τ is a linearization of cb σ , for any e with (e, e i+1 ) ∈ cb σ i it must hold that either e is a memory access, and then precedes e i+1 in τ and is therefore already committed in σ i , or e is a local event which depends only on memory accesses that similarly precede e i+1 , in which case e has been committed by FLB(max) −−−−−→. Hence we have enabled σ i (e i+1 ).
We now split into cases, depending on whether e i+1 is a store or a load. Assume first that e i+1 is a store. From the construction of τ , we know that the parameter p i+1 is a coherence position chosen such that p i+1 = position coi+1 for some coherence order co i+1 ∈ extend σ i (e i+1 ) such that e i+1 is ordered with the previous stores in E i in the same order as in co. In order to show that the rule −−−−−−→ in the operational semantics will produce a state σ = (λ i , F i , E i ∪ {e i+1 }, po i , co i+1 , rf i ), and then check whether M(exec(σ )) holds. In order to show that τ i+1 is a run, we need to show that M(exec(σ )) does indeed hold. Since we have σ i ≤ cb σ, and e i+1 was chosen for τ from the committed events in σ, and co i+1 orders e i+1 with E i in the same way as co, we also have σ ≤ cb σ. Then by the monotonicity of the memory model M, we have M(exec(σ )). Hence τ i+1 is a run, and
By the same argument as in the base case, it then follows that σ i+1 ≤ cb σ and the restriction of E i+1 to memory access events is the set of events in τ i+1 .
Assume next that e i+1 is a load. From the construction of τ , we know that the parameter p i+1 is the store event e w such that (e w , e i+1 ) ∈ rf. Since τ is a linearization of cb σ , and (e w , e i+1 ) ∈ rf ⊆ cb σ , we know that e w appears before e i+1 in τ i . Therefore we know that e w is already committed in σ i , and that it is therefore available as a parameter for the load e i+1 . Since all loads that precede e w and e i+1 in cb σ i have been committed in the same way as in σ we know that the addresses accessed by e w and e i+1 are computed in the same way in σ i as in σ, and therefore we have address σ i (e w ) = address σ i (e i+1 ). The rule
−−−−−−→ in the operational semantics will produce a state σ = (λ i , F i , E i ∪ {e i+1 }, po i , co i , rf i ∪ {(e w , e i+1 )}), and then check whether M(exec(σ )) holds. In order to show that τ i+1 is a run, we need to show that M(exec(σ )) does indeed hold. Since we have σ i ≤ cb σ, and e i+1 was chosen for τ from the committed events in σ, and e w was chosen such that (e w , e i+1 ) ∈ rf, we also have σ ≤ cb σ. Then by the monotonicity of the memory model M, we have M(exec(σ )). Hence τ i+1 is a run, and σ i+1 = τ i+1 (σ 0 ) for some σ i+1 such that
This concludes the inductive sub-proof. Since τ n = τ is a run, and σ n = τ (σ 0 ) ≤ cb σ, and the committed memory access events in τ (σ 0 ) are the same as in σ, and σ is a complete state, we have that τ (σ 0 ) = σ. Then τ must also be complete, and hence we have τ ∈ Proof (Proof of Lemma 1) . Assume that cb = cb power and M = M POWER . Let σ = (λ, F , E, po, co, rf) and σ = (λ , F , E , po , co , rf ) be two states such that σ ≤ cb σ .
We prove first condition (i): that if M(σ ) then M(σ). To see this, we need to study the definition of the POWER axiomatic memory models as given in [7] . We see that an execution is allowed by the axiomatic memory model, unless it contains certain cycles in the relations between events. All such forbidden cycles are constructed from some combination of the following relations: po-loc, co, rf, fr, addr, data, fre, rfe, rfi, ctrl + isync, coe, ctrl, addr; po, sync, lwsync. The construction of the forbidden cycles is such that adding more relations between events can never cause a forbidden cycle to disappear. Studying these relations one by one, we see that for each of them, the relation in σ is a subset of the relation in σ . We discuss here only one of the more interesting cases: po-loc. Consider two events e and e which are committed in σ, and where (e, e ) ∈ po-loc σ . The same events must also be committed in σ , and be ordered in the same way in program order in σ as in σ. Therefore we must argue that e and e both access the same memory location in σ as in σ. This follows from the fact that the set of committed events E in σ is cb σ -closed. Since cb power contains all three of addr, data and rf, the computation of the address in e and e must produce the same value in σ as in σ. Hence we have (e, e ) ∈ po-loc σ . Since all of the relations participating in forbidden cycles in σ are subsets of the corresponding relations in σ , we know that any forbidden cycle in σ must also be in σ . Therefore ¬M(σ) ⇒ ¬M(σ ). The contrapositive gives us condition (i).
We turn now to condition (ii): that cb σ ⊆ cb σ . We will show that any edge in cb σ is also in cb σ . From the definition of cb power , we know that cb σ is the transitive irreflexive closure of the union of the following relations: addr σ , data σ , ctrl σ , rf, (addr σ ; po), po-loc σ , sync σ , lwsync σ . We will consider an arbitrary edge (e, e ) ∈ cb σ which is in one of those relations, and show that (e, e ) is also in the corresponding relation in σ . If (e, e ) is in addr σ or data σ , then e uses the value in a register provided by the program order-earlier event e. We know that in the extended state σ , the same relation persists. This is because any new event e which might appear in σ and which breaks the dataflow from e to e must be between e and e in program order. This would contradict the assumption that F is a po -closed subset of F . The case when (e, e ) ∈ (addr σ ; po) follows similarly. The case (e, e ) ∈ po-loc σ was covered in the proof for condition (i) above. In all of the remaining cases, ctrl σ , lwsync σ , sync σ , there is some event e (a branch or some fence) which comes between e and e in program order in σ. Since we have F ⊆ F and po = po | F , the same event must also appear in σ, and cause the same relation between e and e .
Finally we turn to proving condition (iii): that for all e ∈ F such that either enabled σ (e) and e ∈ E or e ∈ E, we have (e , e) ∈ cb σ ⇔ (e , e) ∈ cb σ for all e ∈ F . We have already shown that cb σ ⊆ cb σ . So we have (e , e) ∈ cb σ ⇒ (e , e) ∈ cb σ for all e, e ∈ F . It remains to show that for any event e which is either enabled or committed in σ, and which does not become committed when extending e to e , we have (e , e) ∈ cb σ ⇒ (e , e) ∈ cb σ for all e ∈ F , i.e., that no additional incoming cb edges to e appear in σ which are not in σ. Let e be such an event. If any new incoming cb edge to e has appeared in σ , then there must be an event e ∈ F such that (e , e) is in one of the relations making up cb σ , i.e.: addr σ , data σ , ctrl σ , rf , (addr σ ; po ), po-loc σ , sync σ , or lwsync σ . We will show that in each case (e , e) is also in the corresponding relation in σ. Since F is a po -closed subset of F , all events which program order-precede e must be fetched in σ. Hence the data-flow forming address or data dependencies in σ are already visible in σ. So if (e , e) is in addr σ or data σ , it must also be in addr σ or data σ . The cases when (e , e) is in ctrl σ , (addr σ ; po ), sync σ or lwsync σ are similar. If (e , e) ∈ rf , then e must be committed in σ , since read-from edges are only added upon committing. By assumption we have either enabled σ (e) and e ∈ E or e ∈ E. Therefore we must have e ∈ E. We have rf = rf | E since σ is a cb-extension of σ. Therefore we have (e , e) ∈ rf. The remaining case is when (e , e) ∈ po-loc σ . Again, since F is po -closed, we have e ∈ F . Since e is either enabled or committed in σ, its address must be computed in σ. It remains to show that the address of e is also computed in σ. If, for a contradiction, the address of e is not computed in σ, then there exists another event e such that (e , e ) ∈ addr σ , and e ∈ E. However, then we have (e , e) ∈ (addr σ ; po) ⊆ cb σ . Since e is not committed in σ, this would contradict the assumption that e is enabled or committed in σ and E is cb σ -closed. This concludes the proof.
Acyclicity Proof for cb 0 and cb power under POWER. In the following we prove that the commit-before functions cb 0 and cb power are acyclic in states that are allowed under POWER. From the definition of the commit-before functions, we see that
. Since cb power the strongest one. It is sufficient to only prove the acyclicity of cb power w.r.t. to POWER. Here we assume that the POWER memory model is defined in the way described in the Herding Cats paper [7] . We will assume that the reader is familiar with the notations and definitions used in [7] .
Define the sets R, W, M ⊆ E as the sets of load events, store events and memory accesses events respectively: R = {e ∈ E|∃r, a.instr(e) = r:=[a]} and W = {e ∈ E|∃a, a .instr(e) = [a]:=a } and M = R ∪ W. Define RR = R × R. Define RW, RM, WR, WW, WM, MR, MW, MM similarly.
The proof of the acyclicity of cb power w.r.t. to POWER is done by contradiction. Let us assume that a state σ = (F , E, po, co, rf) such that M(exec(σ)), with M = M POWER , holds and acyclic(cb power σ ) does not. This implies that there is a sequence of events e 0 , e 1 , . . . , e n ∈ F such that (e 0 , e 1 ), (e 1 , e 2 ), . . . , (e n−1 , e n ), (e n , e 0 ) ∈ cb power σ is a cycle. Let rfe = {(e, e ) ∈ rf | tid(e) = tid(e )}, rfi = rf \ rfe, dp = addr σ ∪ data σ , cc 0 = dp ∪ ctrl σ ∪ (addr σ ; po) ∪ po-loc σ , and fences = sync σ ∪ lwsync σ . First, we will show the acyclicity of the relation cc 0 ∪ fences ∪ rfi. , and e is cb power π τ -last. ffence: We have ffence π τ ⊆ ffence πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences. dp: We have dp π τ ⊆ dp πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences. rdw: We have rdw π τ ⊆ rdw πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences, where we notice that rdw π τ ⊆ po-loc π τ ⊆ cb power π τ . ctrl+cfence: We have ctrl+cfence π τ ⊆ ctrl+cfence πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences, where we notice that ctrl+cfence π τ ⊆ ctrl π τ ⊆ cb
We have detour π τ ⊆ detour πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences, where we notice that detour π τ ⊆ po-loc π τ ⊆ cb power π τ . po-loc: We have po-loc π τ ⊆ po-loc πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences. ctrl: We have ctrl π τ ⊆ ctrl πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences. addr;po: We have addr π τ ; po π τ ⊆ addr πτ ; po πτ ∪ {(e , e)|e ∈ E} Same motivation as for fences.
ppo: We have ppo π τ ⊆ ppo πτ ∪ {(e , e)|e ∈ E} To see this, let (e 0 , e 1 ) be any edge in ppo π τ \ ppo πτ . From the definition of ppo,
we have that e 0 (ii 0 π τ ∪ci 0 π τ ∪cc 0 π τ ) + −−−−−−−−−−−−−−→ e 1 . Furthermore there must be at least one edge along that chain which is not in ii 0 πτ ∪ ci 0 πτ ∪ cc 0 πτ . We have seen above that any edge which is in ii 0 π τ ∪ ci 0 π τ ∪ cc 0 π τ but not in ii 0 πτ ∪ ci 0 πτ ∪ cc 0 πτ must be of the form (e 2 , e) for some e 2 . Hence we have − −−−−−−−−−−−−− → e 1 But there is no edge going from e in ii 0 π τ ∪ ci 0 π τ ∪ cc 0 π τ , so it must be the case that e = e 1 . hb: We have hb π τ ⊆ hb πτ ∪ {(e , e)|e ∈ E}.
By the above, we have
Notice that none of the π τ -relations contain links to or from e, since e is not in E πτ .
We will now show that P OW ER(π τ ). We need to show that each of the four POWER axioms [7] holds for π τ : Subproof 3.1: Show acyclic(po-loc π τ ∪ com π τ ) By the assumption P OW ER(π τ ), we have acyclic(po-loc πτ ∪ po-loc πτ ). Since (po-loc π τ ∪ po-loc π τ ) \ (po-loc πτ ∪ po-loc πτ ) only contains edges leading to e, and po-loc π τ ∪ po-loc π τ contains no edges leading from e, we also have acyclic(po-loc π τ ∪ po-loc π τ ).
Subproof 3.2: Show acyclic(hb π τ )
The proof is analogue to that in Subproof 3.1. By the assumption P OW ER(π τ ), we have irreflexive(fre πτ ; prop πτ ; hb πτ * ). Assume for a contradiction that we have (e 0 , e 0 ) ∈ fre π τ ; prop π τ ; hb π τ * . By examining the definition of prop, we see that every edge building up the chain from e 0 to e 0 through fre π τ ; prop π τ ; hb π τ * , must be in one of fre π τ , rfe π τ , fences π τ , hb π τ , com π τ or ffence π τ . Since at least one edge must not be in the corresponding π τ -relation, the chain of relations must go through e. But we have seen above that there is no edge going out from e in any of the above mentioned relations. Hence there can be no such cycle. The proof is analogue to that in Subproof 3.3. This concludes the proof.
C Proofs for Section 3
Here we provide proofs for the theorems appearing in Section 3.
C.1 Proof of Theorem 4 (Soundness of RSMC)
Lemma 5. Assume that cb is valid w.r.t. M, and that M and cb are deadlock free. Assume that τ A = τ .e w [n w ].e r [e w ] is a run from σ 0 . Further assume that enabled τ (σ0) (e r ). Then there is a run τ B = τ .e r [e w ] from σ 0 such that enabled τ B (σ0) (e w ).
Proof (Proof of Lemma 5) . The lemma follows from deadlock freedom and monotonicity.
Lemma 6. Assume that cb is valid w.r.t. M, and that M and cb are deadlock free. Assume that τ A = τ .e r [e w0 ] is a run from σ 0 . Assume that τ B = τ .τ .e w [n w ].e r [e w ] is a run from σ 0 . Let σ B = τ B (σ 0 ). Then either -τ C = τ .e r [e w1 ].τ is a run from σ 0 and enabled τ C (σ0) (e w ), or -there is an event e w ∈ τ such that τ D = τ .τ .e w [n w ].e r [e w ].τ is a run from σ 0 with τ .e w [n w ].τ = τ and enabled τ D (σ0) (e w ).
Proof (Proof of Lemma 6). Monotonicity of cb and Lemma 5 give that there exists a run τ B = τ .τ .e r [p] from σ 0 for some store p with enabled τ B (σ0) (e w ). We case split on whether or not p ∈ τ : Assume first that p ∈ τ . Then since enabled τ (σ0) (e r ), we know that e r is not cbrelated to any event in τ . Therefore, we can rearrange τ B into τ C = τ .e r [p].τ , which is a run from σ 0 . Furthermore, since the committed events are the same in τ C as in τ B , we have enabled τ C (σ0) (e w ).
Assume instead that p ∈ τ . Then τ B = τ .τ .e w [n w ].τ .e r [e w ] for some τ , n w , τ and e w = p. Then by the same argument as above, we can reorder this run to form τ D = τ .τ .e w [n w ].e r [e w ].τ which is a run from σ 0 and τ .e w [n w ].τ = τ and enabled τ D (σ0) (e w ).
We are now ready to state and prove the main lemma, from which the soundness theorem directly follows: Lemma 7. Assume that cb is valid w.r.t. M, and that M and cb are deadlock free. Let τ , σ, π be such that τ (σ 0 ) = σ and exec(σ) = π and M (π). Then for all π s.t. M (π ), and π is a complete cb-extension of π, the evaluation of Explore(τ , σ) will contain a recursive call to Explore(τ , σ ) for some τ , σ such that exec(σ ) = π .
Proof (Proof of Lemma 7)
. By assumption there is an upper bound B on the length of any run of the fixed program. Therefore, we can perform the proof by total induction on B minus the length of τ .
Fix arbitrary τ , σ = (λ, F , E, po, co, rf) and π. We will show that for all π s.t. M (π ), and π is an complete cb-extension of π, the evaluation of Explore(τ , σ) will contain a recursive call to Explore(τ , σ ) for some τ , σ such that exec(σ ) = π . Our inductive hypothesis states that for all τ , σ , π such that |τ | < |τ | and τ (σ 0 ) = σ and exec(σ ) = π and M (π ), it holds that for all π s.t. M (π ), and π is a complete cb-extension of π , the evaluation of Explore(τ , σ ) will contain a recursive call to Explore(τ , σ ) for some τ , σ such that exec(σ ) = π .
Consider the evaluation of Explore(τ , σ). If there is no enabled event on line 2, then σ is complete, and there are no (non-trivial) cb-extensions of π. The Lemma is then trivially satisfied. Assume therefore instead that a enabled event e is selected on line 2.
We notice first that for all executions π = (E , po , co , rf ) s.t. M (π ), and π is a complete cb-extension of π, it must be the case that e ∈ E . This is because π is an extension of π, and e is enabled after π and π is complete. Since e is enabled in π, it must be executed at some point before the execution can become complete.
The event e is either a store or a load. Assume first that e is a store. Let π = (E , po , co , rf ) be an arbitrary execution s.t. M (π ), and π is a complete cb-extension of π. There exists some parameter (natural number) n for e which inserts e in the same position in the coherence order relative to the other stores in E as e has in π . Let σ n = τ .e[n](σ 0 ) and π n = exec(σ n ). Notice that π is an extension of π n . We have M (π ), and by the monotonicity of the memory model we then also have that the parameter n is allowed for the event e by the memory model, i.e., M (π n ). Since the parameter n is allowed for e in σ by the memory model, (n, σ n ) will be in S on line 4, and so there will be a recursive call Explore(τ .e[n], σ n ) on line 6. The run τ .e[n] is a longer run than τ . Hence the inductive hypothesis can be applied, and yields that the sought recursive call Explore(τ , σ ) will be made. This concludes the case when e is a store.
Next assume instead that e is a load. Let E be the set of all executions π s.t. M (π ), and π is a complete cb-extension of π. Now define the set E 0 ⊆ E s.t. E 0 contains precisely the executions π = (E , po , co , rf ) ∈ E where (e w , e) ∈ rf for some e w ∈ E. I.e. we define E 0 to be the executions in E where the read-from source for e is already committed in π. Let E 1 = E \ E 0 . We will show that the lemma holds, first for all executions in E 0 , and then for all executions in E 1 .
Let π be an arbitrary execution in E 0 . We can now apply a reasoning analogue to the reasoning for the case when e is a store to show that there will be a recursive call Explore(τ , σ ) with exec(σ ) = π .
We consider instead the executions in E 1 . Assume for a proof by contradiction that there are some executions in E 1 that will not be explored. Let E 2 ⊆ E 1 be the set of executions in E 1 that we fail to explore. I.e., let E 2 ⊆ E 1 be the set of executions π such that there are no τ , σ where τ (σ 0 ) = σ and exec(σ ) = π and there is a recursive call Explore(τ , σ ) made during the evaluation of Explore(τ , σ). We will now define a ranking function R over executions in E 2 , and then investigate one of the executions that minimize R. For a run τ of the form τ .τ 0 .e w [n w ].e[e w ].τ 1 (notice the fixed run τ
